

asureVIP™ from TVS


TVS SPI OVM MASTER VIP

OVERVIEW

Test and Verification Solutions offers an SPI OVM Master VIP as part of its asureVIP™ series of offerings. This is a highly flexible and configurable verification IP, which can be easily integrated into any SOC verification environment. The Master VIP has been interoperability tested with a Slave VIP configuration. This slave VIP was used in successfully verifying a DUT, later silicon proven.

The VIP comes with a Bus Monitor for performing all protocol checks. The monitor also performs key protocol checks and reports errors for non compliance with Freescale SPI block guide.

BLOCK DIAGRAM



Test and Verification Solutions

FEATURES

- Master mode and slave mode
- Bi-directional mode
- Slave select output [Multiple Slaves Supported]
- Double-buffered operation
- Serial clock with programmable polarity and phase
- Control of SPI operation during wait mode
- Multiple baud rate support



asureVIP™ from TVS

TVS SPI OVM MASTER VIP

TECHNICAL SPECIFICATION

Part Number	asureVIP_SPI_M
Description	SPI OVM SV based Master VIP
Provider	Test and Verification Solutions
Languages Supported	System Verilog
Methodology	OVM 2.1.1
Simulators	Cadence Incisive, Mentor Questa
Compliance	SPI Freescale Block Guide v4.01
Availability	August 2011

ABOUT US

TVS delivers an independent verification service that not only reduces your costs and time-to-market, but also improves product quality.

TVS combines skills and experience in software testing, hardware verification and outsourcing to provide customers with an efficient, well-managed, quality assurance service.

TVS provides both consultancy and execution services using experienced engineering resources in several locations around the world. TVS removes the pain and risk from outsourcing leaving you with just the benefits.

To learn more about our offerings, write to us at vip@tandvsolns.co.uk

Test and Verification Solutions reserves the right to change this document without prior notice and disclaim all warranties. It is the recipient's duty to confirm with Test and Verification Solutions Engineering Department specifications before proceeding with a product design. This document is confidential and should not be reproduced without Test and Verification Solutions approval.

asureVIP and the TVS logo are trademarks of Test and Verification Solutions.

©2011 Test and Verification Solutions, Bristol, UK. All rights reserved.

June 2011 Version 1.0

Test and Verification Solutions

BENEFITS

- Highly Flexible, Independent and Configurable SPI Master VIP
- Proven against Silicon Proven VIP
- Less TAT in integrating into SOC Verification environments

DELIVERABLES

- VIP user Guide
- SPI Master OVM VIP
- Sample Testbench Integrated with proven SPI Slave VIP
- Sample Scoreboard
- Sample Virtual Sequencer



Test and Verification Solutions
SETsquared Business Acceleration Centre
University Gate East, Park Row
Bristol BS1 5UB

Telephone: +44 (0)117 903 1100
Mobile: +44 (0)7796 307958
vip@tandvsolns.co.uk
www.tandvsolns.co.uk